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Abstract—We report a low minimum noise figure (NFmin) of 1.1
dB and high associated gain (12 dB at 10 GHz) for 16 gate-finger
0.18- m RF MOSFETs, after thinning down the Si substrate to 30
m and mounting it on plastic. The device performance was im-
proved by flexing the substrate to create stress, which produced
a 25% enhancement of the saturation drain current and lowered
NFmin to 0.92 dB at 10 GHz. These excellent results for mechani-
cally strained RF MOSFETs on plastic compare well with 0.13- m
node ( = 80 nm) devices.
Index Terms—Associated gain, MOSFET, plastic, RF noise.
I. INTRODUCTION
S i RF MOSFETs [1]–[8] are widely used for wireless com-munications, due to the continuous improvements in their
RF noise and high-frequency gain, associated with the down-
scaling of the technology. A major challenge for Si RF ICs is the
RF loss from the low resistivity (10 cm) Si substrate [9]–[11]
which substantially degrades the performance of passive com-
ponents. One solution is to integrate the Si RF ICs on highly in-
sulating plastic [12], since high-performance RF passive devices
can be realized on the low-cost plastic substrate. Furthermore
the passive devices often consume a large area of a processed Si
wafer, which is not cost effective. Plastic substrates are also flex-
ible. In this letter, we have applied tensile strain to improve the
RF performance of Si MOSFETs. This was done by thinning the
Si substrate to 30 m and mounting it on plastic, which could be
flexed to create strain. By applying a longitudinal ten-
sile strain the min. noise figure NF improved from 1.1 to
0.92 dB while the associated gain increased from 11 to 14 dB.
These performance improvements result from the 25% higher
saturation drive current under tensile strain [13], [14]. The ex-
cellent RF performance of the strained plastic-mounted devices
compares well with 0.13 m node devices nm [5],
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[6] giving a full technology generation advantage, and shows
the advantage of low-cost thin-Si body flexible electronics on
plastic.
II. EXPERIMENTAL DETAILS
Multiple-gate 0.18 m MOSFETs [5]–[7], [10], [11] with
a novel microstrip line layout were used [8], which have
gate oxide and poly Si thickness of 4.0 and 200 nm, respec-
tively. The microstip line layout used Metal-1 as the ground
plane of transmission line [8], which can shield the sub-
strate-resistance-generated noise from the RF probing pads
and transmission line body in comparing with conventional
coplanar waveguide (CPW) transmission line case [5]–[7].
Therefore, the NF can be directly measured without com-
plicated de-embedded procedure. To improve the performance
we thinned the Si substrate from standard 300 to 30 m using
inductive-coupled plasma (ICP) dry etching followed by a
wet etching process. The thinned die was then glued onto
a light-transparent polyethylene terephthalate (PET) plastic
substrate as in Fig. 1(a) and (b), where high adhesive glue
was used without thermal annealing. We have also fabricated a
transmission line to measure the RF loss of high insulating PET,
which is 0.5 dB/mm at 30 GHz. Fig. 1(c) shows the flexibility
of the 30- m-thick Si substrate under large surface tensile
strain. The devices were characterized by dc – , S-parameters
and NF measurements by an HP4155C, HP8510C network
analyzer and ATN-NP5B noise parameter system, respectively.
Note that we can not measure the device under compressive
strain due to the downward curvature and poor contact with
probe.
III. RESULTS AND DISCUSSION
Fig. 2 shows the dc – characteristics of 16 gate-finger
0.18 m RF MOSFETs on a very large-scale integrated (VLSI)
standard substrate, on a substrate thinned down to 30 m and
The process of thinning down the Si substrate and mounting it
on plastic produces little degradation of the device performance,
as indicated by the comparable – characteristics. The satu-
ration drive current was increased by 25%, by applying longitu-
dinal tensile strain of . This drive current improvement
can be useful in achieving higher operation frequencies in ICs,
and provides an alternative method to apply the strain to en-
hance the device performance, rather than by using SiN-capped
strained-Si [4].
Fig. 3 shows the RF current gain as a function of
frequency for the 16 gate-finger 0.18 m MOSFETs, where the
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Fig. 1. (a) Image of the fabricated die of RF MOSFETs with 30-m
Si substrate thickness on light-transparent plastic (hold by a hand in the
background), (b) enlarged image of the fabricated die on light-transparent
plastic shown in (a) and put on a table (Background is the surface of a wooden
table.), and (c) a control  30-m-thick Si substrate with high flexibility and
large surface strain.
Fig. 2. Measured dc I –V characteristics of 16-finger 0.18 m RF
MOSFETs on VLSI-standard substrates, on substrates thinned down and
mounting on plastic, and for the latter under mechanical tensile strain.
data follow the typical dB/dec slope with increasing fre-
quency. The data for the devices on plastic are only marginally
different from those on the standard thick substrate, with the
unity gain cutoff frequency decreasing from 48.5 to 48.0
Fig. 3. Gain (jH j ) versus frequency for the 16-finger 0.18-m RF
MOSFETs on VLSI-standard Si substrates, on plastic and under mechanical
strain. The jH j of the device on plastic almost overlaps that for the reference
devices.
Fig. 4. (a) Minimum noise figure (NF ) and the associated gain for the
reference devices, those mounted on plastic and the latter under mechanical
strain. (b) Comparison of published NF data of 0.13-m and SiN-strained
90-nm node MOSFETs with a mechanically strained 0.18-m MOSFET on
plastic of this work.
GHz. The data for the tensile-strained RF MOSFETs on plastic
also follows a dB/dec slope, and yields a gain enhance-
ment of 1.6 dB at 10 GHz, and a higher of 59 GHz. These
improvements of the RF current gain and are consistent with
the higher saturation current arising from the strain-enhanced
mobility.
Fig. 4(a) shows the NF and associated gain. At 10 GHz
useful for ultrawide band (UWB), NF of the reference de-
vices and those on plastic are almost identical (1.0 compared
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with 1.1 dB) and the associated gains are 13.5 dB and 11 dB,
respectively. The slight degradation of NF may be due to
damage created by the ICP plasma-thinning process. These data
suggest that the RF noise and associated gain are more sensitive
to substrate engineering, through the thinning process, than are
the dc characteristics. For the mechanically strained 0.18 m
MOSFETs on plastic, a low NF of 0.92 dB and high asso-
ciated gain of 14 dB was obtained at 10 GHz. This RF noise
improvement arises from the higher [7], as described by
NF (1)
Here, is the drain current noise correlation factor and the ideal
value of 2/3 was used here to fit the measured NF , as shown
in Fig. 4(a). The excellent results shown by the tensile-strained
RF MOSFETs on plastic compare well with 0.13- m node
nm [5]–[7] and 90-nm node SiN-capped strained
nMOS [4] devices, as shown in Fig. 4(b). The low-cost and
high-performance 0.18- m RF MOSFETs on plastic are poten-
tially advantageous for flexible electronics and also important
for RFID and wireless display applications.
IV. CONCLUSION
We have successfully demonstrated high RF performance
0.18- m MOSFETs on 30- m Si substrates mounted on flex-
ible plastic. Excellent RF performance, such as a low 0.92 dB
NF , high 14 dB associated gain and high 59 GHz were
obtained when the devices were subjected to tensile strain.
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